| Synplicity±À¥XFPGA¨t²Î¼h¯Å³]p»PIP¾ã¦X¤u¨ã |
|
Synplicity±À¥XSYSTEM DESIGNER¾ã¦X¤u¨ã¡A¥i´£¨Ñ¥Î¤á¿ï¾Ü¡B½Õ¾ã©M¾ã¦X¤½¥q¤º³¡¤Î²Ä¤T¤è´£¨ÑªºIP¡C¤¸¥ó¿W¥ßªº´¼²£(IP)°t¸m©M¨t²Î¯Å¾ã¦XÀô¹Ò¤u¨ã¤w¸g¾ã¦X¥[¤JSynplicityªºSynplify Pro©MSynplify Premier FPGA³]p¡C
½Ðµn³°ºô¯¸¾\Ū¥þ¤å>> |
| |
|
 |
| ¦pªG±z¤w¸g¬O¹q¤l¤uµ{±M¿èºX¤Uºô¯¸ªºµù¥U¥Î¤á¡A½Ð¨Ï¥Î±z즳ªºµù¥U±b¸¹µn¤J¡AµL¶·¦A¦¸µù¥U |
 |
|
 |
|
 |
|