| ¥ÎFPGA¹ê²{µ°T±Ä¼Ë²vªºÂà´« |
|
Synplicity¤½¥q³Ìªñ±À¥XªºSynplify DSP¦X¦¨¤u¨ã¥i¥H±N¨ã¦³¤j¶q¼ªk¹Bºâ©M§C±Ä¼Ë²vªººtºâªk¦³®Ä¦a¬M®g¨ìFPGA¤¤ªº±M¥ÎDSP¼Ò²Õ¤W¡C¼Ò²Õ¶°´£¨Ñªº¼Ð·Ç¤¸¥ó®w¾A¥Î©ó¹ê²{½ÆÂøºtºâªk¡C¨Ï¥Î§éÅ|¡B¦h³q¹D¤Æ©Î«©w®É¥\¯à¥i¥H°w¹ï¤Ø¤o©Î³t«×³Ì¨Î¤Æµ{¦¡½X¡C²£¥ÍªºRTLµ{¦¡½X³£¬O¥¼¥[±Kªº³q¥Îµ{¦¡½X¡A¥i¥H¨Ï¥Î±`¥Î¤u¨ã¶i¦æ¦X¦¨¡C¬°¤F¥ÎFPGA¨ú±o³Ì¨Îµ²ªG¡ASynplicity±ÀÂ˨ϥÎSynplify Pro¦X¦¨¤u¨ã¡C
½Ðµn³°ºô¯¸¾\Ū¥þ¤å>> |
| |
|
 |
| ¦pªG±z¤w¸g¬O¹q¤l¤uµ{±M¿èºX¤Uºô¯¸ªºµù¥U¥Î¤á¡A½Ð¨Ï¥Î±z즳ªºµù¥U±b¸¹µn¤J¡AµL¶·¦A¦¸µù¥U |
 |
|
 |
|
 |
|